Content ws2812 port from Matt @mattvenn ws2812 core to mch badge [ws2812-core](https://github.com/mattvenn/ws2812-core) also from Piotr @esden [icebreaker-examples](https://github.com/icebreaker-fpga/icebreaker-verilog-examples)