Toggle Navigation
Hatchery
Eggs
testegg
a.v
Users
Badges
Login
Register
a.v
raw
Content
`default_nettype none module chip ( output O_LED_R ); wire w_led_r; assign w_led_r = 1\'b0; assign O_LED_R = w_led_r; endmodule']);